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Abstract
This paper is devoted to the development of highly efficient kernels performing vector opera-
tions relevant in linear system solvers. In particular, we focus on the low arithmetic intensity op-
erations (i.e., streaming operations) performed within the conjugate gradient iterative method,
using the parameters specified in the CEED benchmark problems [2] for high-order hexahedral
finite elements. We propose a suite of new Benchmark Streaming tests to focus on the distinct
streaming operations which must be performed. We implemented these new tests using the
OCCA abstraction framework [13] to demonstrate portability of these streaming operations on
different GPU architectures, and propose a simple performance model for such kernels which
can accurately capture data movement rates as well as kernel launch costs.
Keywords : High-order, finite element, GPU, AMD HIP, CUDA
1 Introduction
The current outlook for scientific applications in high performance computing (HPC) is a hetero-
geneous one, where high performance systems consist of a single or dual socket multi-core CPU
paired with several GPU accelerator devices. This landscape has become the de facto norm since
the introduction of the Summit and Sierra supercomputers, both of which utilize Nvidia V100 GPU
accelerators. In these systems, effective use of the accelerators on each node is required to harness
the system’s high bandwidth and floating-point operation (FLOP) rates. Currently, on the horizon
for HPC is the Aurora supercomputer which will use Intel-manufactured GPU accelerators, and the
Frontier and El Capitan supercomputers which will use AMD GPU accelerators. There is therefore
a need for HPC applications currently implemented with Nvidia’s CUDA programming model to be
portable to other device architectures, and to understand performance characteristics of these new
platforms as we approach exascale computing.
A recently formed co-design center within the U.S. Department of Energy (DOE) Exascale Com-
puting Project (ECP) is the Center for Efficient Exascale Discretizations. One of this co-design
center’s research thrusts has been to propose a suite of Benchmark Problems (BPs) [2] to serve as
performance tests for comparison of several software implementations of high-order finite element
methods. Each benchmark problem consists of measuring the performance of solving a linear sys-
tem with a matrix originating from different high-order finite element operators, via a Conjugate
Gradient (CG) iterative method. In [8] the benchmark problems are discussed in detail, along with
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the stand-along operator Benchmark Kernel (BK) tests, originally proposed and studied in [14] on
Nvidia P100 accelerators. Results from these studies have already been used in modernizing earlier
benchmarks such as NekBone [11].
In this paper, we also consider the CEED BPs, but as opposed to [14] which focused on the
FLOP-intensive finite element operator application, we instead focus on the necessary low arith-
metic intensity vector operations required in the Conjugate Gradient iteration. Such low arithmetic
intensity operations are typically referred to as streaming operations since they are typically bound
by how quickly a processor can read and write data to its main memory. We propose a suite of new
benchmark tests, which we call the Benchmark Streaming (BS) tests to allow us to focus on each
of these distinct streaming operations. The suite consists of seven distinct vector operations: copy,
AXPY, norm, inner product, fused CG update, gather, and scatter. We then describe an imple-
mentation of this suite of benchmarks using the OCCA portability library [13]. We show through
computational experiments that we are able to obtain high memory bandwidth in each BS test on
four different GPU accelerators: an Nvidia Titan V, an Nvidia V100, an AMD Radeon
TM
VII, and
an AMD Radeon Instinct
TM
MI60. We also propose a simple performance model for the BS tests
which we show can accurately model the observed bandwidths of each GPU considered.
It should be noted that memory bandwidth benchmarks for GPU accelerators is not a new pro-
posal. Modern benchmarks such as Bablestream [6], Mixbench [12], and SHOC [5] contain streaming
kernel tests similar to some of the streaming tests we propose here. In particular, Babelstream con-
siders ‘add’, ‘triad’, and ‘dot’ tests which are similar to the AXPY and inner product tests we
propose. Triad and a reduction test are also considered in SHOC. Each test we include in the BS
suite, including ones similar to tests in other suites, is done for completeness, since each test we
propose is relevant in the CG iterative method.
The remainder of this paper is organized as follows: we first give some brief details of the
formulation of the CEED BPs in order to motivate the proposed gather and scatter streaming tests.
We then detail our proposed Benchmark Streaming tests, and we propose a simple performance
model of these streaming tests. Afterwards, we give some details of our open-source implementation
of our proposed tests. Finally, we present performance data for each of the BS tests on four separate
GPU accelerator devices, and conclude with summarizing remarks.
2 CEED Benchmark Problems
Here we give brief details regarding the formulation of the CEED BPs. While we do not consider the
full benchmark problems in this paper, we introduce the basic finite element formulation in order to
detail two specific streaming operations, namely the gather and scatter operations.
To begin, we consider an unstructured mesh of a domain D ⊂ R3 into K hexahedral elements
De, where e = 1, . . . ,K, such that
D =
K⋃
e=1
De. (1)
We assume that each hexahedral element De is an image of the reference bi-unit cube Dˆ = {(r, s, t) :
−1 ≤ r, s, t ≤ 1} under a bijective map Γe : Dˆ → De. On each element De we consider a set of nodes
N ep = {x
e
i , y
e
j , z
e
k}
p
i,j,k=0 defined as the image of the tensor product of p+1 Gauss-Lobatto-Legendre
(GLL) nodes on reference cube, denoted Nˆp = {ri, sj , tk}
p
i,j,k=0, under the map Γe.
On each element, we consider the space of polynomials of degree at most p in each spatial
dimension, and denote this space Qp(De). As a polynomial basis of Qp(De), we choose La-
grange interpolation polynomials, interpolating the nodal set N ep . On the reference cube Dˆ we
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find that the basis of Qp(Dˆ) can be written as a tensor product of the one-dimensional Lagrange
interpolation polynomials {li}
i=p
i=0 interpolating the GLL nodes on the interval [−1, 1], that is,
Qp(Dˆ) = span({lijk(r, s, t)}
p
i,j,k=0) where
lijk(r) = li(r)lj(s)lk(t),
for all 0 ≤ i, j, k ≤ p, and r = (r, s, t). Moreover, due to the construction of N ep , the polynomial
basis of Qp(De) can be written as in terms of these reference basis polynomials. That is, given a
ue ∈ Qp(De), we can write ue as
ue (x) =
p∑
i=0
p∑
j=0
p∑
k=0
ueijklijk
(
Γ−1e (x)
)
, (2)
where x = (x, y, z). From to the definition of the Lagrange polynomials li and the element mapping
Γe, we find that the basis coefficients u
e
ijk satisfy the interpolation property u
e(xi, yj, zk) = u
e
ijk for
all (xi, yj , zk) ∈ N ep . We denote by u
e ∈ R(p+1)
3
the vector of interpolation values ueijk on D
e.
On the full domain D we define the finite element space V to be
V =
{
v ∈ H1(D)
∣∣∣ v|De ∈ Qp(De), e = 1, . . . ,K
}
.
From the interpolation property of the polynomial basis of Qp(De) on each element De, we see that
a function v ∈ V is completely determined by its nodal values at each of the unique interpolation
nodes in the mesh of D. Let us denote this set of all the unique interpolation nodes in D by NG
and define NG = |NG| to be the total number of interpolation nodes in the mesh. For a given v ∈ V
we can therefore represent v as the vector vG ∈ RNG of the values of v at each of the interpolation
nodes in NG.
It is also useful to represent a function v ∈ V as a larger vector of length NL = K(p + 1)3
whose entries are ordered by the elements De in the mesh of D. That is, we represent v as a vector
vL ∈ RNL , such that vL = (v1, . . . ,vK)T . Each entry of vL therefore corresponds to distinct entry
in vG and the two vectors can be connected via a scatter operator, Z:
vL = ZvG. (3)
The matrix Z is therefore an NL × NG Boolean matrix with each row containing precisely one
nonzero. The transpose of the scatter operator, ZT , often referred to as the gather operator. Both
operators are described in more detail in [1], [7], and [10].
The specific finite element operators considered in each of the CEED benchmark problems consist
of some variant of the problem of finding u ∈ V such that∫
D
∇vT∇u+ λvu dx =
∫
D
vf dx (4)
for all v ∈ V , given a function f ∈ V . After discretizing via the finite element method, the details
of which we omit here, the global problem (4) can be written as the following system for a vector of
global degrees of freedom uG,
SGuG + λMGuG = bG, (5)
where the action of the global stiffness matrix SG and mass matrixMG are formed by the composition
of scattering, local stiffness/mass action, and gathering operations. That is, the following forms hold
SG = Z
TSLZ, (6)
MG = Z
TMLZ, (7)
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Algorithm 1 Conjugate Gradient Method
1: Input: (1) Initial guess x, (2) Right-hand-side vector b, (3) Linear operator A, (4) Tolerance
ǫ.
2: Output: (1) Solution x, (2) Iteration count j
3: Set j = 0
4: Set r0 = b−Ax
5: Set p = r
6: while (rj · rj > ǫ) do
7: α =
rj ·rj
p·Ap
8: x = x+ αp
9: rj+1 = rj − αAp
10: β =
rj+1·rj+1
rj ·rj
11: p = rj+1 + βp
12: j = j + 1
13: end while
where SL and ML are block diagonal matrices whose blocks contain non-zeros only on the degrees
of freedom local to each element.
It is common in some high-order element software to consider the system (5) instead in a scattered
form by applying the scatter operator Z to both sides of (5), and solving for the scattered degrees
of freedom, recalling the definition of the scattered vector of degrees of freedom in (3). However,
storing the full finite element problem in the scattered degrees of freedom uL will require significantly
more data movement compared to the considerably smaller vector uG. Since we do not consider
the solution of the full finite element problem (5) in this paper, we will instead investigate the
performance of both the gather and scatter operators to investigate the cost of moving between
gathered and scattered degree of freedom storage.
3 Benchmark Streaming Tests
Each of the CEED benchmark problems involves performing a Conjugate Gradient iterative method.
We list the pseudo-code for this iterative method in Algorithm 1. The method consists of the
following simple vector operations:
• Vector addition: y = αx+ βy
• Dot product: α = x · y
• Norm: α = x · x
• Matrix-vector Product: y = Ax
The first three operations perform only a small number of floating point operations per vector value
loaded, and therefore their performance is limited by the rate at which vector data can be streamed
to and from main memory. Likewise, though the element local blocks of the finite element operators
SL and ML are dense, the transition between global and local degrees of freedom via the scatter
operator Z in (6)-(7) is of similarly low arithmetic intensity. We therefore refer to these operations
as streaming operations.
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Test Name Description
BS1 Vector Copy y = x
BS2 Vector AXPY y = αx+ βy
BS3 Vector Norm α = x · x
BS4 Vector Inner Product α = x · y
BS5 Fused CG Update


x = x+ αp,
r = r− αAp,
β = r · r.
BS6 Gather xG = Z
TxL
BS7 Scatter xL = ZxG
Table 1: Summary of Benchmark Streaming problems.
To help investigate the performance and portability of the relevant streaming operations in the
CEED benchmarks, we propose a suite of Benchmark Streaming (BS) problems, listed in Table
1. These BS problems consists of individual tests for the following vector operations: copy, AXPY,
norm, inner product, fused CG update, gather, and scatter. Each of the BS problems is motivated by
vector operations performed in the CG iterative method. Note that the fused CG update originates
from noticing that steps 8-10 of the CG method in Algorithm 1 can be fused into a single operation,
which helps save data movement from an additional read/write of r.
The relevant figure of merit in each of the BS problems should be data throughput, measured in
GB/s. To eliminate sources of variance between different vendors’ implementations of device timers
in heterogeneous compute models, we measure all time with respect to the host process with a timer
such as MPI_Wtime.
The first 5 BS problems are simple vector operations and thus are more flexible in that they can
be performed in absence of any knowledge of an underlying finite mesh. BS6 and BS7, however,
require knowledge of the finite element mesh via the scatter operator Z. For these problems, we
specify the same configuration as detailed for the CEED BPs above. We note that although the
gather/scatter operators in BS6 and BS7 could have a non-trivial parallel implementation with MPI,
we restrict our attention to solely to local computations on a single MPI rank in this paper.
4 Performance Model
The goal of the streaming tests proposed in this paper is not simply to obtain a measure of a
processor’s maximum bandwidth in these simple vector operations, but to provide valuable insight
into modeling such operations when estimating factors such as weak- and strong-scaling efficiency.
To this end, we propose here a simple performance model of these streaming kernels, within which
are two useful performance parameters.
In most modern fork & join programming paradigms, for example offloading to a GPU accelerator,
it is common for there to be some measure of ‘launch latency’. That is, there is some non-zero time
required simply to offload work to an accelerator, or fork and join a group of threads. Let us denote
the time it takes to stream B bytes of data as T (B). A simple but effective model for T (B) consists
of this minimum time it will take to launch a streaming kernel, T0, plus the time it will take to
stream B bytes. Assuming that the time it takes to stream B bytes is simply a linear function of
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1 // BS1 : Copy an ar ray
2 @kerne l vo id BS1( const i n t N, // number o f e n t r i e s in ar ray
3 @ r e s t r i c t const double ∗a , // input : dev i c e ar ray
4 @ r e s t r i c t double ∗b){ // output : dev i c e ar ray
5
6 // p a r a l l e l loop blocked over thread−b lo ck s o f s i z e p BLOCKSIZE
7 f o r ( i n t n=0;n<N;++n ;@ t i l e (p BLOCKSIZE ,@outer ,@ inne r ) ){
8 b [ n ] = a [ n ] ;
9 }
10 }
Listing 1: BS1: entry-wise copy of an array.
1 // BS2 : AXPY
2 @kerne l vo id BS2( const i n t N, // number o f e n t r i e s in ar ray
3 const double alpha , // input : s c a l a r
4 @ r e s t r i c t const double ∗x , // input : dev i c e ar ray
5 const double beta , // input : s c a l a r
6 @ r e s t r i c t double ∗y){ // output : dev i c e ar ray
7
8 // p a r a l l e l loop blocked over thread−b lo ck s o f s i z e p BLOCKSIZE
9 f o r ( i n t n=0;n<N;++n ;@ t i l e (p BLOCKSIZE ,@outer ,@ inne r ) ){
10 y [ n ] = alpha ∗x [ n]+beta ∗y [ n ] ;
11 }
12 }
Listing 2: BS2: Scaled in-place addition of two arrays.
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1 // BS3 1 : 1 s t r educ t i on ke rne l f o r computing vec to r norm
2 @kerne l vo id BS3 1 ( const i n t Nblocks , // num e n t r i e s in p a r t i a l l y−reduced ar ray
3 const i n t N, // number o f e n t r i e s in ar ray
4 @ r e s t r i c t const double ∗a , // input :
dev i c e ar ray
5 @ r e s t r i c t double ∗norm tmp){ // output : p a r t i a l l y−reduced norm
6
7 // p a r a l l e l loop over o f Nblocks work−groups
8 f o r ( i n t b=0;b<Nblocks;++b ;@outer ( 0 ) ){
9
10 @shared v o l a t i l e double s norm [ p BLOCKSIZE ] ;
11
12 f o r ( i n t t=0; t<p BLOCKSIZE;++t ;@ inne r ( 0 ) ){
13 s norm [ t ] = 0 . 0 ;
14 f o r ( i n t id=t+b∗p BLOCKSIZE ; id<N; id+=p BLOCKSIZE∗Nblocks ) {
15 s norm [ t ] += a [ id ]∗ a [ id ] ;
16 }
17 }
18
19 // block r educ t i on in shared memory
20 //assumes p BLOCKSIZE i s a power o f 2 , and >=2
21 f o r ( i n t k=p BLOCKSIZE/2 ; k>1;k>>=1){
22 f o r ( i n t t =0; t<p BLOCKSIZE;++t ;@ inne r ( 0 ) ) {
23 i f ( t<k) s norm [ t ] += s norm [ t+k ] ;
24 }
25 }
26
27 f o r ( i n t t=0; t<p BLOCKSIZE;++t ;@ inne r ( 0 ) )
28 i f ( t<1) norm [ b ] = s norm [ 0 ] + s norm [ 1 ] ;
29 }
30 }
Listing 3: BS3: Simple partial reduction kernel for computing vector norm.
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1 // BS6 : Gather
2 @kerne l vo id BS6( const i n t Nblocks , // number o f b l o ck s in g r id
3 @ r e s t r i c t const i n t ∗ b lo ckSta r t s , // o f f s e t a r ray b lo ck ing rows
4 @ r e s t r i c t const i n t ∗ rowStarts , // row s t a r t s in c s r data s t r u c t
5 @ r e s t r i c t const i n t ∗ co l Id s ,
// column id s in c s r data s t r u c t
6 @ r e s t r i c t const double ∗q , // input :
dev i c e ar ray
7 @ r e s t r i c t double ∗ gatherq ) {
// output : gathered dev i c e ar ray
8
9 f o r ( i n t b=0;b<Nblocks;++b ;@outer ( 0 ) ){
10 @ex c l u s i v e i n t b lockStar t , blockEnd ;
11 @shared double temp [p NODES PER BLOCK ] ;
12
13 // read a l l data needed to gather a b lock o f rows
14 f o r ( i n t n=0;n<p BLOCKSIZE;++n ;@ inne r ( 0 ) ){
15 b lo ckSta r t = b l o ckS ta r t s [ b ] ;
16 blockEnd = b l o ckS ta r t s [ b+1] ;
17
18 const i n t row = rowStar ts [ b l o ckSta r t ]+n ;
19 // check ing f o r the l a s t b lock l e t s the compi l e r un r o l l the load
20 i f (b!=Nblocks−1)
21 f o r ( i n t i =0; i<p NODES PER BLOCK; i+=p BLOCKSIZE)
22 temp [ i+n ] = q [ c o l I d s [ i+row ] ] ;
23 e l s e
24 f o r ( i n t i =0;row+i<rowStar ts [ blockEnd ] ; i+=p BLOCKSIZE)
25 temp [ i+n ] = q [ c o l I d s [ i+row ] ] ;
26 }
27
28 // gather va lue s i n s i d e shared memory , and wr i t e out
29 f o r ( i n t n=0;n<p BLOCKSIZE;++n ;@ inne r ( 0 ) ){
30 f o r ( i n t row = n+blo ckSta r t ; row<blockEnd ; row+=p BLOCKSIZE) {
31 const i n t c o l S t a r t = rowStar ts [ row ] − rowStar ts [ b l o ckSta r t ] ;
32 const i n t colEnd = rowStar ts [ row+1]− rowStar ts [ b l o ckSta r t ] ;
33 double gq = 0 . 0 ;
34 f o r ( i n t i=co l S t a r t ; i<colEnd ; i++)
35 gq += temp [ i ] ;
36
37 gatherq [ row ] = gq ;
38 }
39 }
40 }
41 }
Listing 4: BS6: Gather operator.
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1 // BS7 : Sca t t e r
2 @kerne l vo id BS7( const i n t N, // number o f e n t r i e s in s c a t t e r ed ar ray
3 @ r e s t r i c t const i n t ∗ s c a t t e r I d s , // i d s o f s c a t t e r ed va lue s
4 @ r e s t r i c t const double ∗ gatherq , // input : gathered ar ray
5 @ r e s t r i c t double ∗q) {
// output : s c a t t e r ed ar ray
6
7 f o r ( i n t n=0;n<N;++n ;@ t i l e (p BLOCKSIZE , @outer ( 0 ) , @ inne r ( 0 ) ) ){
8 const i n t id = s c a t t e r I d s [ n ] ;
9 i f ( id>=0)
10 q [ n ] = gatherq [ id ] ;
11 }
12 }
Listing 5: BS7: Scatter operator.
the amount of data B, a simple Amdahl-type model for TB can be written as
T (B) = T0 +
B
Wmax
. (8)
The parameter Wmax is therefore the asymptotic maximum bandwidth that can be attained by the
kernel for streaming data to and from the device’s main memory. The effective bandwidth achieved
by the device when streaming B bytes of data would therefore be modeled as
Weff(B) =
B
T (B)
,
=
B
T0 +
B
Wmax
. (9)
Fitting this model to the measured bandwidth in each of the streaming tests therefore yields several
useful estimates. First, T0 gives us an estimate of the fixed launch cost. Second, Wmax gives us
an estimate for the asymptotic peak bandwidth which the device can effectively achieve. Together,
these parameters used in (9) can give effective timing/bandwidth estimates for different sized buffers
being streamed. For example, it can be useful to know precisely how much data must be moved by
a kernel for the device to be operating at 80% of its theoretical maximum throughput. This 80%
efficiency size in bytes, which we denote by B0.8, has been termed the Fischer-Brown point. This
value can be predicted by our performance model as follows
Weff(B0.8) = 0.8Wmax,
B0.8
T0 +
B0.8
Wmax
= 0.8Wmax,
⇒ B0.8 = 4T0Wmax. (10)
Since the product T0Wmax is a measure of how much data the device could have been theoretically
moving in the time taken to offload and sync, this result matches intuition in saying that to reach
80% efficiency we should move four times this amount of data in the kernel.
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5 Implementation
We implement each of the benchmark streaming tests described above in C++, using a stripped-
down version of the open-source finite-element library libParanumal [3] as a base to perform mesh
generation and handle data structures. The source code for each of our BS tests is available freely
in the streamParanumal GitHub repository [4].
The libParanumal core of our benchmark implementation uses the Open Concurrent Compute
Abstraction (OCCA) library [13] to abstract between different parallel languages such as OpenMP,
OpenCL
TM
, CUDA, and HIP. OCCA allows us to implement the parallel kernel code for each of
the BS tests in a (slightly decorated) C++ language, called OKL. At runtime, the user can specify
which parallel programming model to target, after which OCCA translates the OKL source code into
the desired target language and Just-In-Time (JIT) compiles kernels for the user’s target hardware
architecture.
In the OKL language, parallel loops and variables in special memory spaces are described with
simple attributes. For example, iterations of nested parallel for loops in the kernel are annotated with
@outer and @inner to describe how they are to be mapped to a grid of work-item and work-groups
in OpenCL
TM
or threads and thread-blocks in CUDA and HIP. All iterations that are annotated with
@outer or @inner are assumed to be free of loop carried dependencies.
The compute kernels for BS1 and BS2 are relatively short, given the simple nature of both
benchmarks. We list the OKL source for BS1 and BS2 in Listings 1 and 2, respectively. These
kernels can be written compactly using OCCA’s @tile attribute, which instructs the loop to be
parallelized over a grid of blocks of size p_BLOCKSIZE, which we typically take to be 256 or 512.
The BS3-5 benchmarks, on the other hand, each require performing some sort of reduction. These
benchmarks are implemented using two compute kernels each, the first of which performs a partial
reduction of the needed array, while the second kernel completes the reduction to a single value. We
list a particularly simple example of a partial reduction performed for computing the vector norm
for BS3 in Listing 3. This example OKL kernel reduces the norm of the entire vector to an array of
Nblocks entries, which we typically take to be some relatively small value such as 512. The second
kernel which reduces this partially reduced array to a single value would be written analogously.
The implementation of a reduction in Listing 3 performs quite well for each GPU architecture
we consider in our computational tests below. However, it is not necessarily the only implementa-
tion of a reduction used in our BS tests. Often, small improvements in the asymptotic maximum
achieved bandwidth (Wmax in our performance model) can be obtained by implementing reductions
by completing the last warp/wavefront-wide reduction in register memory using intrinsic shfl in-
structions (or shfl_sync in the case of CUDA 9+). These special reduction implementations can
be specified based on our target device at JIT compilation time. For brevity, we do not list each
of these specialized reductions in this paper, nor the OKL kernel source code for the BS4 and BS5
tests, but they can be found in the source code for each of the BS tests in [4].
To implement the BS6 and BS7 tests we require several data structures to be constructed during
mesh setup. In particular, we require some sort of sparse matrix representation of the scatter and
gather operators, Z and ZT , respectively, described above. In the libParanumal mesh setup code,
we simplify how these sparse matrices are stored by noting that each entry of Z is 1, and that Z
has one non-zero entry per row. This allows us to implement the gather and scatter operators for
BS6 and BS7 with very specialized sparse matrix multiplication compute kernels.
We list the OKL kernel source for BS6 in Listing 4. This kernel’s implementation is inspired by the
study of optimized sparse CSR matrix-vector multiplication on GPU accelerators in [9]. In particular,
we assume that, in addition to representing the non-zero entries of the gather operator ZT in sparse
CSR format (omitting the array of matrix values, since they are all ones), we have constructed an
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array of offsets into the array of row starts, which we call the blockStarts arrays. We populate
this array such that the number of rows to be processed by each thread-block is approximately
balanced. Specifically, rows are blocked in such a way that each thread-block reads approximately
p_NODES_PER_BLOCK entries in the sparse CSR matrix into shared memory, where the actual matrix
action is computed. We typically select p_BLOCKSIZE to be 256 and p_NODES_PER_BLOCK to be
some small multiple of p_BLOCKSIZE, such as 512. This allows each thread-block to read and write
approximately the same amount of data, in an efficient manner. Since the matrix ZT has at most one
non-zero per column, there is relatively little opportunity for effective cache utilization when reading
in the sparse entries of q, but spatial locality of the local DOF storage in q may help somewhat.
Finally, we list the OKL kernel source for BS7 in Listing 5. In comparison to the gather operator
kernel, this kernel is quite simple. This is because in this kernel we can leverage the fact that
each row of the scatter operator Z has one non-zero entry in order to compute a mapping array
scatterIds which maps each of the local storage DOFs to its index in the global DOF array. We
reserve negative values in the scatterIds array for the case where degrees of freedom are masked
out of the scatter operator action, say through enforcement of boundary conditions.
6 Computational study
Aggregate memory (MB) Device memory
Model TDP CUs REG LDS L1 L2 HBM2
AMD Radeon
TM
VII 250 W 60 15 3.75 0.9 4 16 GB
AMD MI60 225 W 64 16 4 1 4 32 GB
Nvidia TitanV 250 W 80 20 7.5 2.5 4.5 12 GB
Nvidia V100 300 W 80 20 7.5 2.5 6 32 GB
Table 2: Specifications for four contemporary graphics processing units. Here: CU stands for the
number of compute units on AMD GPUs or the number of streaming multiprocessors on Nvidia
GPUs, REG is the aggregate size of the register files, LDS is the aggregated amount of local shared
cache, L1 is the aggregate amount of lowest level cache, L2 is the total amount of second level cache,
and HBM2 is the amount of high-bandwidth memory.
In this section, we present results from our implementation of the BS benchmarks on four current
generation GPU accelerators from two manufacturers. We demonstrate that each of our tests is able
to obtain reasonably high throughput of device global HBM memory, and that our performance
model detailed above can fit the observed performance on each of the considered devices very well.
6.1 Testing Platforms
The four contemporary GPU accelerator devices considered in this paper are the Titan V and
V100 GPUs manufactured by Nvidia, and the Radeon
TM
VII and Radeon Instinct
TM
MI60 GPUs
manufactured by AMD. In Table 2 we show some physical specifications for each of the considered
GPUs including their thermal design power (TDP), number of stream multiprocessors/compute
units (CUs), aggregate register space (REG), aggregate shared memory/local data storage (LDS),
aggregate default lowest level cache (L1), aggregate second level cache size (L2), and amount of
second generation high bandwidth memory (HBM2).
The most important performance metric of each of the GPUs considered for their overall perfor-
mance in the BS benchmarks will be the delivered bandwidth to global HBM memory. While the
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physical specification of the Nvidia V100 and Titan V GPUs differ only in their TDP and HBM2
amounts, the former has four 8 GB HBM2 memory stacks and the latter only has three 4 GB HBM2
memory stacks. This leads to a difference in theoretical peak HBM bandwidth between the two
devices, with the V100 having a theoretical peak HBM bandwidth of 900 GB/s and the Titan V
having a theoretical peak HBM bandwidth of 653 GB/s. Since each memory stack has associated
L2 cache, this also leads to the difference in L2 cache size.
By contrast, the AMD Radeon
TM
VII and Radeon Instinct
TM
MI60 each have four HBM2 memory
stacks, the former using 4 GB stacks and the latter 8 GB stacks. Both GPUs therefore have a
theoretical peak HBM bandwidth of 1000 GB/s. Despite this advantage in theoretical bandwidth
over the Nvidia GPUs, it is important to note the AMD GPUs also have comparatively fewer
compute units, lower aggregate register count, smaller aggregate LDS space, smaller aggregate L1
cache, and a smaller L2 cache. These variations between the different GPU architectures considered
here adds complexity when attempting to directly compare the actual measured performance of a
compute task.
The Nvidia Titan V test system used in this paper contained two Intel Xeon Gold 6128 CPU
@ 3.40GHz CPUs, running Ubuntu 18.04 and CUDA 9.1. The Nvidia V100 system was run via
an Amazon Web Services (AWS) instance on a system containing an Intel Xeon CPU E5-2686v4
@ 2.30GHz CPU, running Ubuntu 16.04 and CUDA 10.2. The AMD Radeon
TM
VII system used
here contained an Intel Xeon CPU E5-1650 v3 @ 3.50GHz CPU, running Ubuntu 18.04 and ROCm
3.5. The AMD Radeon Instinct
TM
MI60 system was accessed as a node of the Lawrence Livermore
National Laboratory (LLNL) Corona cluster and contained an AMD EYPC
TM
7401 CPU @ 2.00GHz,
running TOSS 3 and ROCm 3.5.
6.2 Experiments
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Figure 1: Results for BS1. Colored solid lines show the measured bandwidth for the Nvidia Titan V,
Nvidia V100, AMD Radeon
TM
VII, and AMD Radeon Instinct
TM
MI60. Colored dashed lines show
the performance models for each of the GPU accelerators.
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Figure 2: Results for BS2. Colored solid lines show the measured bandwidth for the Nvidia Titan V,
Nvidia V100, AMD Radeon
TM
VII, and AMD Radeon Instinct
TM
MI60. Colored dashed lines show
the performance models for each of the GPU accelerators.
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Figure 3: Results for BS3. Colored solid lines show the measured bandwidth for the Nvidia Titan V,
Nvidia V100, AMD Radeon
TM
VII, and AMD Radeon Instinct
TM
MI60. Colored dashed lines show
the performance models for each of the GPU accelerators.
We begin with the BS1-5 test results shown in Figures 1-5. In each figure, we plot the effective
bandwidth achieved by each GPU device on the y axis in GB/s with total data moved by the test
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Figure 4: Results for BS4. Colored solid lines show the measured bandwidth for the Nvidia Titan V,
Nvidia V100, AMD Radeon
TM
VII, and AMD Radeon Instinct
TM
MI60. Colored dashed lines show
the performance models for each of the GPU accelerators.
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Figure 5: Results for BS5. Colored solid lines show the measured bandwidth for the Nvidia Titan V,
Nvidia V100, AMD Radeon
TM
VII, and AMD Radeon Instinct
TM
MI60. Colored dashed lines show
the performance models for each of the GPU accelerators.
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(a) AMD Radeon Instinct
TM
MI60.
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(b) Nvidia V100.
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(c) AMD Radeon
TM
VII.
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(d) Nvidia Titan V.
Figure 6: Results for BS6. Colored solid lines in each sub-figure show the measured bandwidth for
polynomial degrees N = 1, . . . , 7.
in GB on the x axis. To collect the data for each BS1-5 test, we record the achieved bandwidth by
running the relevant compute kernel 20 times and dividing the total amount of data moved by the
total time to run the 20 kernel invocations. This helps to reduce small variations in each individual
kernel run time. For each plot, we run the relevant benchmark for over 400 different array sizes
using each GPU device and plot the achieved bandwidth in GB/s, for each device. The data for
each GPU appears as a generally smooth curve in each of the plots.
In each of the BS1-5 plots in Figures 1-5, though it is often difficult to perceive, we also plot
the model fit in (9) for the measured bandwidth of each GPU device as a colored dashed line. The
model fit is difficult to perceive because it fits the experimental data extremely well and is often
laying directly on top of the curve made by the experimental measurements. To fit the performance
model (9) to the experimental data, we do a simple least squares linear fit of the elapsed time of each
trial, effectively finding the T0 and Wmax parameters through the linear model (8). We summarize
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(a) AMD Radeon Instinct
TM
MI60.
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(b) Nvidia V100.
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(c) AMD Radeon
TM
VII.
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(d) Nvidia Titan V.
Figure 7: Results for BS7. Colored solid lines in each sub-figure show the measured bandwidth for
polynomial degrees N = 1, . . . , 7. The single dashed line in each plot shows the performance model
fit for N = 7.
each of the model parameters for each of the BS1-7 tests and for each device in Table 3 at the end
of this section.
Some general trends can be observed across Figures 1-5. First, both the Nvidia V100 and Titan
V are observed to have a spike in measured bandwidths at small transfer sizes. The peaks of these
spikes precisely correspond to the size of the L2 cache on both devices, and manifest because of the
consecutive runs of the kernel in each tests. It is interesting to note that this cache effect is most
pronounced in BS1 and BS2, and is significantly less pronounced in BS3, BS4, and BS5, indicating
that there may be some sort of cache invalidation occurring by BS3-5 launching two distinct kernels
in each iteration. By contrast, despite their comparably sized L2 cache to the Nvidia Titan V, the
AMD Radeon
TM
VII and Radeon Instinct
TM
MI60 appear to show no analogous cache effects. This
suggests the L2 cache is invalidated between each kernel launch on the AMD GPUs.
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In general, each of the Nvidia V100, AMD Radeon
TM
VII, and AMD Radeon Instinct
TM
MI60
achieve an asymptotic maximum bandwidth near 800 GB/s, while the Nvidia Titan V achieves
slightly more than 600 GB/s due to its smaller number of HBM2 memory stacks. The curious
exception to this is in BS4 where the Nvidia V100 achieves a significantly higher asymptotic max-
imum bandwidth than it does in either BS3 or BS5, which are similar kernels to BS4. The AMD
Radeon
TM
VII also performs slightly worse in BS4 and BS5, achieving only near 750 GB/s asymptotic
maximum bandwidth.
While the AMD Radeon
TM
VII and Radeon Instinct
TM
MI60 achieve an asymptotic maximum
bandwidth near or higher than the Nvidia V100 in each of our BS tests, it takes significantly more
data being moved by each GPU to achieve near their maximum bandwidths. This is captured in
our performance model (9) by a larger fixed launch cost T0. In the summarized model parameters
given in Table 3, we see that the fit for T0 in BS1 and BS2 for the AMD Radeon
TM
VII and Radeon
Instinct
TM
MI60 is roughly 9 µs, and nearly triple that of the Nvidia V100 model’s T0 values. Re-
calling the definition of the Fischer-Brown point B0.8 in (10) (i.e., the amount of data necessary
to transfer to achieve 80% of maximum bandwidth), we see that the larger T0 parameters directly
impacts the size of B0.8, requiring more data to be moved to achieve 80% efficiency. For example,
for the norm calculation in BS3, the Fischer-Brown point for the Nvidia V100 is B0.8 = 24 MB,
which for BS3 implies the vector being streamed must be at least 3.16M doubles. By comparison,
the Fischer-Brown point for the AMD Radeon Instinct
TM
MI60 is B0.8 = 55.9 MB, which for BS3
implies the vector being streamed is at least 7.33M doubles.
Finally, we show the results of BS6 and BS7 in Figures 6 and 7, respectively. In both tests, we
show results for each of the four GPUs considered for hexahedral finite meshes of order N = 1, . . . , 7.
Each figure shows the bandwidth measured in each test for a chosen polynomial order N over several
mesh sizes. The meshes are chosen to be structured K ×K ×K meshes of hexahedral elements, for
various values of K, beginning at K = 2. Though the meshes are chosen to be structured, we make
no use of that knowledge in the mesh data structures, nor in the scatter and gather operators, Z
and ZT , respectively. For each mesh size and polynomial order, we plot the measured bandwidth
for the test as a function of the total amount of data moved in the kernel on the x axis. We also
plot in each figure the fit performance model for the N = 7 data. We see in each figure that the
performance of the gather and scatter kernels follow roughly the same performance trend for each
considered polynomial order. The exception to this is the case of N = 1 and N = 2 in BS6, where
the performance of the AMD Radeon
TM
VII and Radeon Instinct
TM
MI60 along with the Nvidia
Titan V appears to be suboptimal. The Nvidia V100, on the other hand, performs consistently for
all considered polynomial orders, potentially due to its large cache sizes compared with the other
GPUs.
7 Summary
In this paper, we have proposed several new benchmark tests relevant to iterative linear solvers
used in high-order finite element methods. In particular, our tests are inspired by several operations
necessary in a Conjugate Gradient iterative method for hexahedral finite element meshes, as such
problems are proposed and considered by the CEED co-design center [2] as part of the Exascale
Computing Project. We name these tests the CEED Benchmark Streaming tests, after the CEED
Benchmark Problems from which they are inspired. Each of these new benchmarks is of low arith-
metic intensity, and is thus ideally limited only by how quickly data can be read from and written
to a compute device’s main memory.
To demonstrate the utility of these benchmarks, we have implemented them using the OCCA
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AMD Radeon
TM
VII Nvidia TitanV AMD MI60 Nvidia V100
Test T0 Wmax T0 Wmax T0 Wmax T0 Wmax
BS1 8.87 870 2.49 601 7.95 846 2.90 811
BS2 9.09 836 2.71 620 8.73 821 2.88 846
BS3 17.73 796 5.24 619 16.99 843 7.62 809
BS4 17.62 747 5.96 639 16.69 831 7.23 879
BS5 13.70 741 5.07 608 18.35 810 5.56 810
BS6* 12.97 765 5.32 595 15.32 724 6.00 769
BS7* 9.08 778 1.77 563 14.19 735 3.70 787
Table 3: Summary of model fitting results for fixed kernel launch cost (T0 given in µs) and asymptotic
bandwidth (Wmax given in GB/s). The
∗ on BS6 and BS7 is to indicate that the model fit for these
tests is for only polynomial degree N = 7.
abstraction framework [13] in order to test the performance behavior of four separate GPU ac-
celerators from two major manufacturers, namely the Titan V and V100 GPUs manufactured by
Nvidia, and the Radeon
TM
VII and Radeon Instinct
TM
MI60 GPUs manufactured by AMD. In our
computational tests, we find that, despite their architectural differences, we are able to obtain a
high percentage of the peak bandwidth of each device’s HBM memory in each of our tests. We
also propose a simple model for each device’s performance in each test which we demonstrate very
accurately captures the realized performance behavior. Fitting this performance model using the
Benchmark Streaming tests helps provide a method for predicting real performance in streaming
operations at different problem sizes, which is helpful for predicting behaviors of applications when
scaling to many processors.
This paper has only focused on low arithmetic intensity streaming operations. In a following
work we will consider the full CEED Benchmark Problems and demonstrate both high performance
as well as portability between multiple GPU architectures and manufacturers.
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